A standard CMOS output structure where a P-channel MOSFET is connected in series with an N-Channel MOSFET and the connection point between the two is the output. The P-FET sits on top of the N-FET like a "totem pole." Both gates are driven by the same sig
